Arnaldi SigmaDelta-ADC Simulink-Toolbox

上传者: 67087288 | 上传时间: 2024-04-17 10:09:04 | 文件大小: 780KB | 文件类型: ZIP
Arnaldi SigmaDelta_ADC Simulink_Toolbox。书名:Design of Sigma-Delta Converters in MATLAB

文件下载

资源详情

[{"title":"( 81 个子文件 780KB ) Arnaldi SigmaDelta-ADC Simulink-Toolbox","children":[{"title":"SigmaDelta_Simulink_Toolbox","children":[{"title":"SD_Toolbox","children":[{"title":".DS_Store <span style='color:#111;'> 6.00KB </span>","children":null,"spread":false},{"title":"sweep_testbench.mdl <span style='color:#111;'> 43.13KB </span>","children":null,"spread":false},{"title":"10_SMASH","children":[{"title":"mod3_2plus1SMASH.mdl <span style='color:#111;'> 78.27KB </span>","children":null,"spread":false}],"spread":true},{"title":"6_MASH","children":[{"title":"mod3_1plus1plus1MASH.mdl <span style='color:#111;'> 87.17KB </span>","children":null,"spread":false},{"title":"Qout_111MASH_SNDR.m <span style='color:#111;'> 6.43KB </span>","children":null,"spread":false},{"title":"mod3_2plus1MASH_1bit.mdl <span style='color:#111;'> 72.53KB </span>","children":null,"spread":false},{"title":"mod3_2plus1MASH_v2.mdl <span style='color:#111;'> 72.59KB </span>","children":null,"spread":false},{"title":"Qout_21MASH_SNDR.m <span style='color:#111;'> 4.61KB </span>","children":null,"spread":false},{"title":"mod3_2plus1MASH.mdl <span style='color:#111;'> 72.29KB </span>","children":null,"spread":false},{"title":"sweep_mod3_1plus1plus1MASH.mdl <span style='color:#111;'> 81.08KB </span>","children":null,"spread":false}],"spread":true},{"title":"3_MOD2","children":[{"title":"mod2_BoserWooley.mdl <span style='color:#111;'> 48.83KB </span>","children":null,"spread":false},{"title":"mod2.mdl <span style='color:#111;'> 53.35KB </span>","children":null,"spread":false},{"title":"sweep_mod2.mdl <span style='color:#111;'> 46.61KB </span>","children":null,"spread":false},{"title":"mod2_SilvaSteensgaard.mdl <span style='color:#111;'> 48.83KB </span>","children":null,"spread":false}],"spread":true},{"title":"0_License.txt <span style='color:#111;'> 1.32KB </span>","children":null,"spread":false},{"title":"4_MOD3","children":[{"title":"mod3_ciff_3bit.mdl <span style='color:#111;'> 57.56KB </span>","children":null,"spread":false},{"title":"sweep_mod3_ciff_3bit.mdl <span style='color:#111;'> 52.11KB </span>","children":null,"spread":false},{"title":"mod3_ciff_1bit.mdl <span style='color:#111;'> 61.77KB </span>","children":null,"spread":false},{"title":"mod3_ciff_2bit.mdl <span style='color:#111;'> 60.76KB </span>","children":null,"spread":false},{"title":"mod3.mdl <span style='color:#111;'> 59.29KB </span>","children":null,"spread":false},{"title":"sweep_mod3_ciff_1bit.mdl <span style='color:#111;'> 52.09KB </span>","children":null,"spread":false},{"title":"Schreier's Models","children":[{"title":"mod3_CIFB_CRFB_1bit.mdl <span style='color:#111;'> 57.94KB </span>","children":null,"spread":false},{"title":"mod3_CIFB_CRFB_3bit.mdl <span style='color:#111;'> 57.80KB </span>","children":null,"spread":false},{"title":"MakeModulator_CRFB.m <span style='color:#111;'> 4.46KB </span>","children":null,"spread":false},{"title":"mod3_CIFF_CRFF_1bit.mdl <span style='color:#111;'> 57.37KB </span>","children":null,"spread":false},{"title":"mod3_CIFB_CRFB_2bit.mdl <span style='color:#111;'> 57.70KB </span>","children":null,"spread":false},{"title":"mod3_CIFF_CRFF_2bit.mdl <span style='color:#111;'> 57.86KB </span>","children":null,"spread":false},{"title":"mod3_CIFF_CRFF_3bit.mdl <span style='color:#111;'> 57.23KB </span>","children":null,"spread":false}],"spread":false},{"title":"sweep_mod3_ciff_2bit.mdl <span style='color:#111;'> 52.03KB </span>","children":null,"spread":false}],"spread":true},{"title":"9_CT_Design_Example","children":[{"title":"mod3_CRFF_CTExample.mdl <span style='color:#111;'> 67.67KB </span>","children":null,"spread":false},{"title":"MakeModulator_CTExample.m <span style='color:#111;'> 7.19KB </span>","children":null,"spread":false},{"title":"CRFF_CTExample.m <span style='color:#111;'> 2.35KB </span>","children":null,"spread":false},{"title":"Complete_DAC_mod3_CRFF_CTExample.mdl <span style='color:#111;'> 96.78KB </span>","children":null,"spread":false},{"title":"DAC_mod3_CRFF_CTExample.mdl <span style='color:#111;'> 85.84KB </span>","children":null,"spread":false}],"spread":true},{"title":"7_CT_MOD","children":[{"title":"CT_mod1.mdl <span style='color:#111;'> 36.28KB </span>","children":null,"spread":false},{"title":"MakeModulator_CT.m <span style='color:#111;'> 8.07KB </span>","children":null,"spread":false},{"title":"RZ_DAC.mdl <span style='color:#111;'> 29.66KB </span>","children":null,"spread":false},{"title":"SCR_DAC.mdl <span style='color:#111;'> 32.31KB </span>","children":null,"spread":false},{"title":"NRZ_DAC.mdl <span style='color:#111;'> 29.70KB </span>","children":null,"spread":false}],"spread":true},{"title":"mod2.slxc <span style='color:#111;'> 4.55KB </span>","children":null,"spread":false},{"title":"8_DT_Design_Example","children":[{"title":"MakeModulator_DTExample.m <span style='color:#111;'> 4.25KB </span>","children":null,"spread":false},{"title":"DAC_mod3_CRFF_DTExample.mdl <span style='color:#111;'> 82.11KB </span>","children":null,"spread":false},{"title":"mod3_CRFF_DTExample.mdl <span style='color:#111;'> 66.43KB </span>","children":null,"spread":false},{"title":"CRFF_DTExample.m <span style='color:#111;'> 2.34KB </span>","children":null,"spread":false}],"spread":true},{"title":"10_INCREMENTAL","children":[{"title":"mod1_inc.mdl <span style='color:#111;'> 42.74KB </span>","children":null,"spread":false},{"title":"mod2_SilveSteensgaard_inc.mdl <span style='color:#111;'> 47.38KB </span>","children":null,"spread":false}],"spread":true},{"title":"10_VCO","children":[{"title":"VCO_Phase","children":[{"title":"VtP_mod2_SilvaSteensgaard.mdl <span style='color:#111;'> 73.47KB </span>","children":null,"spread":false},{"title":"VtP_mod_2Bit.mdl <span style='color:#111;'> 108.17KB </span>","children":null,"spread":false},{"title":"VtP_mod_1Bit.mdl <span style='color:#111;'> 66.19KB </span>","children":null,"spread":false},{"title":"VtP_mod_3Bit.mdl <span style='color:#111;'> 191.31KB </span>","children":null,"spread":false},{"title":"VtP_VCO_Quantizer.mdl <span style='color:#111;'> 58.51KB </span>","children":null,"spread":false}],"spread":false},{"title":"VCO_Differential","children":[{"title":"Diff_MOD.mdl <span style='color:#111;'> 51.23KB </span>","children":null,"spread":false}],"spread":false},{"title":"VCO_Frequency","children":[{"title":"VtF_mod_2Bit.mdl <span style='color:#111;'> 95.97KB </span>","children":null,"spread":false},{"title":"VtF_VCO_Quantizer.mdl <span style='color:#111;'> 55.55KB </span>","children":null,"spread":false},{"title":"VtF_mod_1Bit.mdl <span style='color:#111;'> 64.99KB </span>","children":null,"spread":false},{"title":"VtF_mod2_SilvaSteensgaard.mdl <span style='color:#111;'> 69.46KB </span>","children":null,"spread":false},{"title":"VtF_mod_3Bit.mdl <span style='color:#111;'> 160.11KB </span>","children":null,"spread":false}],"spread":false}],"spread":false},{"title":"0_Routines","children":[{"title":"DEM_SNDR_ac.m <span style='color:#111;'> 6.49KB </span>","children":null,"spread":false},{"title":"sweep_dc_bbpwr.m <span style='color:#111;'> 2.20KB </span>","children":null,"spread":false},{"title":"baseband_power.m <span style='color:#111;'> 1.38KB </span>","children":null,"spread":false},{"title":"THD.m <span style='color:#111;'> 447B </span>","children":null,"spread":false},{"title":"mod_SNDR_ac.m <span style='color:#111;'> 2.33KB </span>","children":null,"spread":false},{"title":"sweep_dc_dc.m <span style='color:#111;'> 1.96KB </span>","children":null,"spread":false},{"title":"MakeModulator_CT.m <span style='color:#111;'> 7.31KB </span>","children":null,"spread":false},{"title":"calc_quant_gain.mlx <span style='color:#111;'> 2.42KB </span>","children":null,"spread":false},{"title":"integ_stats.m <span style='color:#111;'> 1.18KB </span>","children":null,"spread":false},{"title":"baseband_sqnr.m <span style='color:#111;'> 2.37KB </span>","children":null,"spread":false},{"title":"mod_SNDR.m <span style='color:#111;'> 2.36KB </span>","children":null,"spread":false},{"title":"load_par.m <span style='color:#111;'> 2.72KB </span>","children":null,"spread":false},{"title":"MakeModulator.m <span style='color:#111;'> 4.25KB </span>","children":null,"spread":false},{"title":"sweep_sinamp.m <span style='color:#111;'> 1.52KB </span>","children":null,"spread":false},{"title":"baseband_power.mlx <span style='color:#111;'> 2.94KB </span>","children":null,"spread":false},{"title":"calc_quant_gain.m <span style='color:#111;'> 314B </span>","children":null,"spread":false}],"spread":false},{"title":"2_MOD1","children":[{"title":"mod1.mdl <span style='color:#111;'> 51.79KB </span>","children":null,"spread":false},{"title":"sweep_mod1.mdl <span style='color:#111;'> 37.91KB </span>","children":null,"spread":false}],"spread":false},{"title":"5_MB_DAC","children":[{"title":"testbench_DEM.mdl <span style='color:#111;'> 70.54KB </span>","children":null,"spread":false},{"title":"mod2_2bit_RES.mdl <span style='color:#111;'> 71.30KB </span>","children":null,"spread":false},{"title":"mod2_2bit_NO_DEM.mdl <span style='color:#111;'> 66.29KB </span>","children":null,"spread":false},{"title":"mod2_2bit_DWA.mdl <span style='color:#111;'> 70.73KB </span>","children":null,"spread":false},{"title":"mod2_2bit_ILA.mdl <span style='color:#111;'> 70.80KB </span>","children":null,"spread":false}],"spread":false}],"spread":false},{"title":"license.txt <span style='color:#111;'> 1.72KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}]

评论信息

免责申明

【只为小站】的资源来自网友分享,仅供学习研究,请务必在下载后24小时内给予删除,不得用于其他任何用途,否则后果自负。基于互联网的特殊性,【只为小站】 无法对用户传输的作品、信息、内容的权属或合法性、合规性、真实性、科学性、完整权、有效性等进行实质审查;无论 【只为小站】 经营者是否已进行审查,用户均应自行承担因其传输的作品、信息、内容而可能或已经产生的侵权或权属纠纷等法律责任。
本站所有资源不代表本站的观点或立场,基于网友分享,根据中国法律《信息网络传播权保护条例》第二十二条之规定,若资源存在侵权或相关问题请联系本站客服人员,zhiweidada#qq.com,请把#换成@,本站将给予最大的支持与配合,做到及时反馈和处理。关于更多版权及免责申明参见 版权及免责申明