简易电子琴Verilog工程

[{"title":"（ 9 个子文件 129KB ） 简易电子琴Verilog工程","children":[{"title":"dianziqin","children":[{"title":".xhdl","children":[{"title":"speaker <span style='color:#111;'> 1.81KB </span>","children":null,"spread":false},{"title":"top <span style='color:#111;'> 3.66KB </span>","children":null,"spread":false},{"title":"tone <span style='color:#111;'> 2.37KB </span>","children":null,"spread":false},{"title":"automusic <span style='color:#111;'> 2.80KB </span>","children":null,"spread":false}],"spread":true},{"title":"VHDL简易电子琴设计.doc <span style='color:#111;'> 199.50KB </span>","children":null,"spread":false},{"title":"automusic.v <span style='color:#111;'> 3.14KB </span>","children":null,"spread":false},{"title":"tone.v <span style='color:#111;'> 2.04KB </span>","children":null,"spread":false},{"title":"speaker.v <span style='color:#111;'> 1.48KB </span>","children":null,"spread":false},{"title":"top.v <span style='color:#111;'> 936B </span>","children":null,"spread":false}],"spread":true}],"spread":true}]