HDB3码的编解码的Verilog实现

[{"title":"（ 423 个子文件 3.06MB ） HDB3码的编解码的Verilog实现","children":[{"title":"addV.v <span style='color:#111;'> 785B </span>","children":null,"spread":false},{"title":"test_addV.ant <span style='color:#111;'> 2.97KB </span>","children":null,"spread":false},{"title":"HDB3_bianma.bld <span style='color:#111;'> 6.22KB </span>","children":null,"spread":false},{"title":"HDB3_jiema.ngr <span style='color:#111;'> 7.93KB </span>","children":null,"spread":false},{"title":"HDB3_bianma_pad.csv <span style='color:#111;'> 7.10KB </span>","children":null,"spread":false},{"title":"......","children":null,"spread":false},{"title":"<span style='color:steelblue;'>文件过多，未全部展示</span>","children":null,"spread":false}],"spread":true}]