基于FPGA的pcf8591的AD采样程序（verilog）

[{"title":"（ 145 个子文件 4.15MB ） 基于FPGA的pcf8591的AD采样程序（verilog）","children":[{"title":"adc_top.sld <span style='color:#111;'> 21B </span>","children":null,"spread":false},{"title":"adc_top.map.summary <span style='color:#111;'> 472B </span>","children":null,"spread":false},{"title":"adc_top.done <span style='color:#111;'> 26B </span>","children":null,"spread":false},{"title":"adc_top.fit.summary <span style='color:#111;'> 616B </span>","children":null,"spread":false},{"title":"adc_top.sof <span style='color:#111;'> 687.52KB </span>","children":null,"spread":false},{"title":"......","children":null,"spread":false},{"title":"<span style='color:steelblue;'>文件过多，未全部展示</span>","children":null,"spread":false}],"spread":true}]