SRIO_DSP_X1.zip_DSP FPGA SRIO_fpga_fpga dsp SRIO_srio fpga_srio_

[{"title":"（ 55 个子文件 29.75MB ） SRIO_DSP_X1.zip_DSP FPGA SRIO_fpga_fpga dsp SRIO_srio fpga_srio_","children":[{"title":"FPGA","children":[{"title":"srio_gen2_0_example","children":[{"title":"srio_gen2_0_example.xpr <span style='color:#111;'> 10.31KB </span>","children":null,"spread":false},{"title":"srio_gen2_0_example.srcs","children":[{"title":"constrs_1","children":[{"title":"imports","children":[{"title":"example_design","children":[{"title":"srio_gen2_0.xdc <span style='color:#111;'> 2.72KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true},{"title":"sources_1","children":[{"title":"imports","children":[{"title":"example_design","children":[{"title":"instruction_list.vh <span style='color:#111;'> 9.03KB </span>","children":null,"spread":false},{"title":"maintenance_list.vh <span style='color:#111;'> 33.78KB </span>","children":null,"spread":false},{"title":"srio_request_gen_srio_gen2_0.v <span style='color:#111;'> 18.80KB </span>","children":null,"spread":false},{"title":"srio_response_gen_srio_gen2_0.v <span style='color:#111;'> 17.74KB </span>","children":null,"spread":false},{"title":"srio_report.v <span style='color:#111;'> 6.02KB </span>","children":null,"spread":false},{"title":"srio_statistics_srio_gen2_0.v <span style='color:#111;'> 17.08KB </span>","children":null,"spread":false},{"title":"srio_quick_start_srio_gen2_0.v <span style='color:#111;'> 21.56KB </span>","children":null,"spread":false},{"title":"srio_example_top_srio_gen2_0.v <span style='color:#111;'> 39.14KB </span>","children":null,"spread":false}],"spread":true}],"spread":true},{"title":"ip","children":[{"title":"srio_gen2_0","children":[{"title":"blk_mem_gen_v8_2","children":[{"title":"hdl","children":[{"title":"blk_mem_gen_v8_2_vhsyn_rfs.vhd <span style='color:#111;'> 14.11MB </span>","children":null,"spread":false},{"title":"blk_mem_gen_v8_2.vhd <span style='color:#111;'> 19.97KB </span>","children":null,"spread":false}],"spread":true},{"title":"simulation","children":[{"title":"blk_mem_gen_v8_2.v <span style='color:#111;'> 159.66KB </span>","children":null,"spread":false}],"spread":true}],"spread":true},{"title":"fifo_generator_v12_0","children":[{"title":"hdl","children":[{"title":"fifo_generator_v12_0_rfs.v <span style='color:#111;'> 579.52KB </span>","children":null,"spread":false},{"title":"fifo_generator_v12_0_vhsyn_rfs.vhd <span style='color:#111;'> 2.11MB </span>","children":null,"spread":false},{"title":"fifo_generator_v12_0_rfs.vhd <span style='color:#111;'> 1.31MB </span>","children":null,"spread":false},{"title":"fifo_generator_v12_0.vhd <span style='color:#111;'> 88.21KB </span>","children":null,"spread":false}],"spread":true},{"title":"simulation","children":[{"title":"fifo_generator_vlog_beh.v <span style='color:#111;'> 387.33KB </span>","children":null,"spread":false}],"spread":true}],"spread":true},{"title":"srio_gen2_0.xci <span style='color:#111;'> 23.62KB </span>","children":null,"spread":false},{"title":"srio_gen2_0_stub.vhdl <span style='color:#111;'> 6.95KB </span>","children":null,"spread":false},{"title":"srio_gen2_0_core.xdc <span style='color:#111;'> 505B </span>","children":null,"spread":false},{"title":"srio_gen2_0_funcsim.v <span style='color:#111;'> 6.69MB </span>","children":null,"spread":false},{"title":"srio_gen2_0.dcp <span style='color:#111;'> 2.36MB </span>","children":null,"spread":false},{"title":"srio_gen2_0.xml <span style='color:#111;'> 503.19KB </span>","children":null,"spread":false},{"title":"doc","children":[{"title":"srio_gen2_v4_0_changelog.txt <span style='color:#111;'> 4.43KB </span>","children":null,"spread":false}],"spread":false},{"title":"srio_gen2_0.veo <span style='color:#111;'> 11.87KB </span>","children":null,"spread":false},{"title":"srio_gen2_0_funcsim.vhdl <span style='color:#111;'> 8.01MB </span>","children":null,"spread":false},{"title":"srio_gen2_0_stub.v <span style='color:#111;'> 7.15KB </span>","children":null,"spread":false},{"title":"synth","children":[{"title":"srio_gen2_0_gtpe2_sync_block.v <span style='color:#111;'> 4.45KB </span>","children":null,"spread":false},{"title":"srio_gen2_0_gtpe2_init.v <span style='color:#111;'> 28.88KB </span>","children":null,"spread":false},{"title":"cfg_fabric_srio_gen2_0.v <span style='color:#111;'> 26.31KB </span>","children":null,"spread":false},{"title":"gt_wrapper_srio_gen2_0.v <span style='color:#111;'> 21.96KB </span>","children":null,"spread":false},{"title":"srio_gen2_0_gtpe2_gtrxreset_seq.v <span style='color:#111;'> 9.02KB </span>","children":null,"spread":false},{"title":"srio_gen2_0.v <span style='color:#111;'> 15.30KB </span>","children":null,"spread":false},{"title":"srio_gen2_0_support.v <span style='color:#111;'> 19.99KB </span>","children":null,"spread":false},{"title":"srio_gen2_0_gtp_GT.v <span style='color:#111;'> 51.72KB </span>","children":null,"spread":false},{"title":"srio_gen2_0_block.v <span style='color:#111;'> 50.76KB </span>","children":null,"spread":false},{"title":"srio_gen2_0_gtpe2_rxpmarst_seq.v <span style='color:#111;'> 9.62KB </span>","children":null,"spread":false},{"title":"srio_gen2_0_srio_clk.v <span style='color:#111;'> 4.53KB </span>","children":null,"spread":false},{"title":"srio_gen2_0_srio_rst.v <span style='color:#111;'> 9.13KB </span>","children":null,"spread":false},{"title":"srio_gen2_0_ooc.xdc <span style='color:#111;'> 425B </span>","children":null,"spread":false},{"title":"srio_gen2_0_gtp_multi_gt.v <span style='color:#111;'> 17.73KB </span>","children":null,"spread":false},{"title":"srio_gen2_0_gtpe2_tx_startup_fsm.v <span style='color:#111;'> 21.10KB </span>","children":null,"spread":false},{"title":"srio_gen2_0_a7_gtpe2_common.v <span style='color:#111;'> 9.33KB </span>","children":null,"spread":false},{"title":"srio_gt_wrapper_srio_gen2_0_a7_1x.v <span style='color:#111;'> 19.21KB </span>","children":null,"spread":false},{"title":"srio_gen2_0_gtpe2_rx_startup_fsm.v <span style='color:#111;'> 29.17KB </span>","children":null,"spread":false}],"spread":false},{"title":"srio_gen2_v4_0","children":[{"title":"hdl","children":[{"title":"srio_gen2_v4_0_rfs.vhd <span style='color:#111;'> 284.05KB </span>","children":null,"spread":false},{"title":"srio_gen2_v4_0_rfs.v <span style='color:#111;'> 2.24MB </span>","children":null,"spread":false}],"spread":false}],"spread":false}],"spread":false}],"spread":true}],"spread":true},{"title":"sim_1","children":[{"title":"imports","children":[{"title":"example_design","children":[{"title":"instruction_list.vh <span style='color:#111;'> 9.03KB </span>","children":null,"spread":false},{"title":"maintenance_list.vh <span style='color:#111;'> 33.78KB </span>","children":null,"spread":false},{"title":"srio_sim.v <span style='color:#111;'> 9.26KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}],"spread":true}],"spread":true}],"spread":true}],"spread":true},{"title":"说明.txt <span style='color:#111;'> 66B </span>","children":null,"spread":false},{"title":"ForDownload","children":[{"title":"srio_example_top_srio_gen2_0.bit <span style='color:#111;'> 3.65MB </span>","children":null,"spread":false},{"title":"srio_example_top_srio_gen2_0.bin <span style='color:#111;'> 3.65MB </span>","children":null,"spread":false},{"title":"SRIO_FPGA.out <span style='color:#111;'> 3.16MB </span>","children":null,"spread":false}],"spread":true}],"spread":true}]