verilog-axi:用于FPGA实现的Verilog AXI组件
Verilog AXI组件自述文件
有关更多信息和更新： :
GitHub存储库： :
介绍
AXI4和AXI4精简总线组件的集合。 大多数组件的接口宽度均可完全参数化。 包括利用完整cocotb测试平台。
文献资料
axi_adapter模块
具有可设置参数的数据和地址接口宽度的AXI宽度适配器模块。 支持INCR突发类型和窄突发。 包装axi_adapter_rd和axi_adapter_wr。
axi_adapter_rd模块
具有可设置参数的数据和地址接口宽度的AXI宽度适配器模块。 支持INCR突发类型和窄突发。
axi_adapter_wr模块
具有可设置参数的数据和地址接口宽度的AXI宽度适配器模块。 支持INCR突发类型和窄突发。
axi_axil_adapter模块
具有可设置参数的数据和地址接口宽度的AXI至AXI lite转换器和宽度适配器模块。 支持IN
文件下载
资源详情
[{"title":"（ 151 个子文件 397KB ） verilog-axi:用于FPGA实现的Verilog AXI组件","children":[{"title":"AUTHORS <span style='color:#111;'> 40B </span>","children":null,"spread":false},{"title":"COPYING <span style='color:#111;'> 1.03KB </span>","children":null,"spread":false},{"title":".gitignore <span style='color:#111;'> 33B </span>","children":null,"spread":false},{"title":"tox.ini <span style='color:#111;'> 376B </span>","children":null,"spread":false},{"title":"Makefile <span style='color:#111;'> 5.13KB </span>","children":null,"spread":false},{"title":"Makefile <span style='color:#111;'> 5.05KB </span>","children":null,"spread":false},{"title":"Makefile <span style='color:#111;'> 5.05KB </span>","children":null,"spread":false},{"title":"Makefile <span style='color:#111;'> 4.90KB </span>","children":null,"spread":false},{"title":"Makefile <span style='color:#111;'> 4.83KB </span>","children":null,"spread":false},{"title":"Makefile <span style='color:#111;'> 4.83KB </span>","children":null,"spread":false},{"title":"Makefile <span style='color:#111;'> 4.73KB </span>","children":null,"spread":false},{"title":"Makefile <span style='color:#111;'> 4.57KB </span>","children":null,"spread":false},{"title":"Makefile <span style='color:#111;'> 3.36KB </span>","children":null,"spread":false},{"title":"Makefile <span style='color:#111;'> 3.21KB </span>","children":null,"spread":false},{"title":"Makefile <span style='color:#111;'> 3.19KB </span>","children":null,"spread":false},{"title":"Makefile <span style='color:#111;'> 2.82KB </span>","children":null,"spread":false},{"title":"Makefile <span style='color:#111;'> 2.80KB </span>","children":null,"spread":false},{"title":"Makefile <span style='color:#111;'> 2.80KB </span>","children":null,"spread":false},{"title":"Makefile <span style='color:#111;'> 2.67KB </span>","children":null,"spread":false},{"title":"Makefile <span style='color:#111;'> 2.52KB </span>","children":null,"spread":false},{"title":"Makefile <span style='color:#111;'> 2.52KB </span>","children":null,"spread":false},{"title":"Makefile <span style='color:#111;'> 2.43KB </span>","children":null,"spread":false},{"title":"Makefile <span style='color:#111;'> 1.22KB </span>","children":null,"spread":false},{"title":"README.md <span style='color:#111;'> 15.96KB </span>","children":null,"spread":false},{"title":"axi.py <span style='color:#111;'> 34.70KB </span>","children":null,"spread":false},{"title":"test_axi_crossbar_4x4.py <span style='color:#111;'> 31.05KB </span>","children":null,"spread":false},{"title":"test_axi_interconnect_4x4.py <span style='color:#111;'> 29.25KB </span>","children":null,"spread":false},{"title":"axi_crossbar_wrap.py <span style='color:#111;'> 25.83KB </span>","children":null,"spread":false},{"title":"axi_interconnect_wrap.py <span style='color:#111;'> 21.15KB </span>","children":null,"spread":false},{"title":"test_axil_interconnect_4x4.py <span style='color:#111;'> 19.88KB </span>","children":null,"spread":false},{"title":"axil.py <span style='color:#111;'> 19.21KB </span>","children":null,"spread":false},{"title":"test_axi_dma_32_32.py <span style='color:#111;'> 19.01KB </span>","children":null,"spread":false},{"title":"test_axi_dp_ram.py <span style='color:#111;'> 17.78KB </span>","children":null,"spread":false},{"title":"axis_ep.py <span style='color:#111;'> 17.70KB </span>","children":null,"spread":false},{"title":"test_axi_adapter_32_16.py <span style='color:#111;'> 16.16KB </span>","children":null,"spread":false},{"title":"test_axi_adapter_32_32.py <span style='color:#111;'> 16.16KB </span>","children":null,"spread":false},{"title":"test_axi_adapter_16_32.py <span style='color:#111;'> 16.13KB </span>","children":null,"spread":false},{"title":"test_axi_register.py <span style='color:#111;'> 15.72KB </span>","children":null,"spread":false},{"title":"test_axi_fifo_delay.py <span style='color:#111;'> 15.72KB </span>","children":null,"spread":false},{"title":"test_axi_fifo.py <span style='color:#111;'> 15.71KB </span>","children":null,"spread":false},{"title":"test_axi_axil_adapter_16_32.py <span style='color:#111;'> 13.31KB </span>","children":null,"spread":false},{"title":"test_axi_axil_adapter_32_16.py <span style='color:#111;'> 13.29KB </span>","children":null,"spread":false},{"title":"test_axil_dp_ram.py <span style='color:#111;'> 13.27KB </span>","children":null,"spread":false},{"title":"test_axi_axil_adapter_32_32.py <span style='color:#111;'> 12.90KB </span>","children":null,"spread":false},{"title":"test_axi_dma_wr_32_32_unaligned.py <span style='color:#111;'> 12.23KB </span>","children":null,"spread":false},{"title":"test_axi_dma_wr_32_32.py <span style='color:#111;'> 12.22KB </span>","children":null,"spread":false},{"title":"axil_interconnect_wrap.py <span style='color:#111;'> 11.75KB </span>","children":null,"spread":false},{"title":"test_axi.py <span style='color:#111;'> 11.12KB </span>","children":null,"spread":false},{"title":"test_axi_dma_rd_32_32_unaligned.py <span style='color:#111;'> 11.02KB </span>","children":null,"spread":false},{"title":"test_axi_dma_rd_32_32.py <span style='color:#111;'> 11.01KB </span>","children":null,"spread":false},{"title":"test_axi_cdma_32_unaligned.py <span style='color:#111;'> 10.98KB </span>","children":null,"spread":false},{"title":"test_axi_cdma_32.py <span style='color:#111;'> 10.98KB </span>","children":null,"spread":false},{"title":"test_axil_cdc.py <span style='color:#111;'> 10.87KB </span>","children":null,"spread":false},{"title":"test_axil_register.py <span style='color:#111;'> 10.70KB </span>","children":null,"spread":false},{"title":"test_axil_adapter_32_16.py <span style='color:#111;'> 10.68KB </span>","children":null,"spread":false},{"title":"test_axil_adapter_32_32.py <span style='color:#111;'> 10.68KB </span>","children":null,"spread":false},{"title":"test_axil_adapter_16_32.py <span style='color:#111;'> 10.68KB </span>","children":null,"spread":false},{"title":"test_axi_crossbar.py <span style='color:#111;'> 10.10KB </span>","children":null,"spread":false},{"title":"test_axi_dma.py <span style='color:#111;'> 10.02KB </span>","children":null,"spread":false},{"title":"test_axi_interconnect.py <span style='color:#111;'> 9.52KB </span>","children":null,"spread":false},{"title":"test_axi_ram.py <span style='color:#111;'> 9.16KB </span>","children":null,"spread":false},{"title":"test_axi_dp_ram.py <span style='color:#111;'> 8.80KB </span>","children":null,"spread":false},{"title":"test_axil.py <span style='color:#111;'> 8.78KB </span>","children":null,"spread":false},{"title":"test_axi_register.py <span style='color:#111;'> 8.56KB </span>","children":null,"spread":false},{"title":"test_axil_interconnect.py <span style='color:#111;'> 8.54KB </span>","children":null,"spread":false},{"title":"test_axi_adapter.py <span style='color:#111;'> 8.45KB </span>","children":null,"spread":false},{"title":"test_axi_fifo.py <span style='color:#111;'> 8.34KB </span>","children":null,"spread":false},{"title":"test_axi_axil_adapter.py <span style='color:#111;'> 8.15KB </span>","children":null,"spread":false},{"title":"test_axil_dp_ram.py <span style='color:#111;'> 8.06KB </span>","children":null,"spread":false},{"title":"test_axi_dma_wr.py <span style='color:#111;'> 7.49KB </span>","children":null,"spread":false},{"title":"test_axil_register.py <span style='color:#111;'> 7.49KB </span>","children":null,"spread":false},{"title":"test_axil_cdc.py <span style='color:#111;'> 7.46KB </span>","children":null,"spread":false},{"title":"test_axil_adapter.py <span style='color:#111;'> 7.42KB </span>","children":null,"spread":false},{"title":"test_axil_ram.py <span style='color:#111;'> 7.25KB </span>","children":null,"spread":false},{"title":"test_axi_ram.py <span style='color:#111;'> 7.14KB </span>","children":null,"spread":false},{"title":"test_axi_dma_rd.py <span style='color:#111;'> 6.93KB </span>","children":null,"spread":false},{"title":"test_axi_cdma.py <span style='color:#111;'> 6.57KB </span>","children":null,"spread":false},{"title":"test_axil_ram.py <span style='color:#111;'> 6.52KB </span>","children":null,"spread":false},{"title":"axil_cdc.tcl <span style='color:#111;'> 4.01KB </span>","children":null,"spread":false},{"title":".test_durations <span style='color:#111;'> 12.64KB </span>","children":null,"spread":false},{"title":"axi_interconnect.v <span style='color:#111;'> 40.78KB </span>","children":null,"spread":false},{"title":"axi_dma_wr.v <span style='color:#111;'> 39.30KB </span>","children":null,"spread":false},{"title":"axi_adapter_wr.v <span style='color:#111;'> 32.73KB </span>","children":null,"spread":false},{"title":"axi_cdma.v <span style='color:#111;'> 30.33KB </span>","children":null,"spread":false},{"title":"axi_adapter_rd.v <span style='color:#111;'> 28.43KB </span>","children":null,"spread":false},{"title":"axi_dma_rd.v <span style='color:#111;'> 28.15KB </span>","children":null,"spread":false},{"title":"axi_crossbar_wr.v <span style='color:#111;'> 27.47KB </span>","children":null,"spread":false},{"title":"axi_axil_adapter_wr.v <span style='color:#111;'> 23.61KB </span>","children":null,"spread":false},{"title":"axi_register_wr.v <span style='color:#111;'> 23.46KB </span>","children":null,"spread":false},{"title":"axi_crossbar_rd.v <span style='color:#111;'> 23.04KB </span>","children":null,"spread":false},{"title":"axil_interconnect.v <span style='color:#111;'> 21.35KB </span>","children":null,"spread":false},{"title":"axi_axil_adapter_rd.v <span style='color:#111;'> 21.19KB </span>","children":null,"spread":false},{"title":"axi_register_rd.v <span style='color:#111;'> 18.42KB </span>","children":null,"spread":false},{"title":"axil_register_wr.v <span style='color:#111;'> 15.81KB </span>","children":null,"spread":false},{"title":"axi_fifo_wr.v <span style='color:#111;'> 14.78KB </span>","children":null,"spread":false},{"title":"axi_crossbar.v <span style='color:#111;'> 14.63KB </span>","children":null,"spread":false},{"title":"axi_dp_ram.v <span style='color:#111;'> 14.17KB </span>","children":null,"spread":false},{"title":"axi_crossbar_addr.v <span style='color:#111;'> 14.02KB </span>","children":null,"spread":false},{"title":"axi_fifo_rd.v <span style='color:#111;'> 13.60KB </span>","children":null,"spread":false},{"title":"axi_dma_desc_mux.v <span style='color:#111;'> 12.92KB </span>","children":null,"spread":false},{"title":"......","children":null,"spread":false},{"title":"<span style='color:steelblue;'>文件过多，未全部展示</span>","children":null,"spread":false}],"spread":true}]
评论信息
其他资源
- ROS 6.40.3正式版破解版 RouterOS L6全功能 虚拟机亲测可用
- 无线充电小车.zip
- 一个小型日程管理系统C＋＋实现
- Goldstein_Filter
- DB2数据库网络协议分析报告
- Altium Designer TI元件库
- matlab切比雪夫多项式
- Jmeter接口自动化测试框架
- hybrid precoding in millimeter wave MIMO systems
- MFC读取文件夹并且遍历该文件下面的所有文件
- Android百度地图定位后获取周边位置在列表中展示并选择
- DC-DC电路计算器
- C8051FXXXFLASH读写
- Estimating ellipticity of a fiber core using two types of interferometry
- 中医病证代码分类及编码(95版).rar
- termux-packages：Android终端和Linux环境-软件包存储库-源码
- mybatis-3.5.3.pdf
- TFCalc薄膜设计软件
- instantclient-basic-windows.x64-11.2.0.4.0.zip
- AIX虚拟机安装的方法
- 平滑滤波Matlab实现
- 文件批量上传 jsp jfinal webuploader 在线预览缩略图
- EFI SHELL(x64).zip
- Java版OCR 源码
- VB开发的遗传算法源程序
免责申明
【只为小站】的资源来自网友分享，仅供学习研究，请务必在下载后24小时内给予删除，不得用于其他任何用途，否则后果自负。基于互联网的特殊性，【只为小站】 无法对用户传输的作品、信息、内容的权属或合法性、合规性、真实性、科学性、完整权、有效性等进行实质审查；无论 【只为小站】 经营者是否已进行审查，用户均应自行承担因其传输的作品、信息、内容而可能或已经产生的侵权或权属纠纷等法律责任。
本站所有资源不代表本站的观点或立场，基于网友分享，根据中国法律《信息网络传播权保护条例》第二十二条之规定，若资源存在侵权或相关问题请联系本站客服人员，zhiweidada#qq.com，请把#换成@，本站将给予最大的支持与配合，做到及时反馈和处理。关于更多版权及免责申明参见 版权及免责申明
本站所有资源不代表本站的观点或立场，基于网友分享，根据中国法律《信息网络传播权保护条例》第二十二条之规定，若资源存在侵权或相关问题请联系本站客服人员，zhiweidada#qq.com，请把#换成@，本站将给予最大的支持与配合，做到及时反馈和处理。关于更多版权及免责申明参见 版权及免责申明