计组课设（基于FPGA的CPU设计）

[{"title":"（ 28 个子文件 615KB ） 计组课设（基于FPGA的CPU设计）","children":[{"title":"状态转换图","children":[{"title":"I型指令-BGTZ.doc <span style='color:#111;'> 26.50KB </span>","children":null,"spread":false},{"title":"I型指令-BLTZ.doc <span style='color:#111;'> 26.00KB </span>","children":null,"spread":false},{"title":"R型指令-SLL-SRL-SRA-LUI.doc <span style='color:#111;'> 26.50KB </span>","children":null,"spread":false},{"title":"I型指令-BEQ.doc <span style='color:#111;'> 26.50KB </span>","children":null,"spread":false},{"title":"I型指令-SW.doc <span style='color:#111;'> 27.50KB </span>","children":null,"spread":false},{"title":"J型指令-J.doc <span style='color:#111;'> 25.00KB </span>","children":null,"spread":false},{"title":"R型指令-Add-Sub-Addu-Subu-Xor-And-Or-Nor-SLT-SLLV-SRAV.doc <span style='color:#111;'> 27.50KB </span>","children":null,"spread":false},{"title":"I型指令-LW.doc <span style='color:#111;'> 28.50KB </span>","children":null,"spread":false},{"title":"R型指令-Jr.doc <span style='color:#111;'> 25.50KB </span>","children":null,"spread":false},{"title":"I型指令-Addi-Adi-ORI-XORI-AddiU.doc <span style='color:#111;'> 32.00KB </span>","children":null,"spread":false},{"title":"I型指令-SLTI.doc <span style='color:#111;'> 27.00KB </span>","children":null,"spread":false},{"title":"状态转换图总图.doc <span style='color:#111;'> 46.00KB </span>","children":null,"spread":false}],"spread":false},{"title":"基于FPGA的CPU设计.pdf <span style='color:#111;'> 587.97KB </span>","children":null,"spread":false},{"title":"memfile.dat <span style='color:#111;'> 278B </span>","children":null,"spread":false},{"title":"mips.v <span style='color:#111;'> 16.79KB </span>","children":null,"spread":false},{"title":"mips.v.bak <span style='color:#111;'> 16.79KB </span>","children":null,"spread":false},{"title":"汇编代码.txt <span style='color:#111;'> 1.89KB </span>","children":null,"spread":false},{"title":"regfile.dat <span style='color:#111;'> 318B </span>","children":null,"spread":false},{"title":"测试代码.txt <span style='color:#111;'> 432B </span>","children":null,"spread":false},{"title":"数据通路","children":[{"title":"R型指令-Add-Sub-Xor-And-Or-Nor-SLT-SLLV-SRAV-Addu-Subu.doc <span style='color:#111;'> 32.50KB </span>","children":null,"spread":false},{"title":"I型指令-Addi-Adi-ORI-XORI-SLTI-addiu.doc <span style='color:#111;'> 36.00KB </span>","children":null,"spread":false},{"title":"R型指令-SLL-SRL-SRA-LUI.doc <span style='color:#111;'> 35.50KB </span>","children":null,"spread":false},{"title":"I型指令-SW.doc <span style='color:#111;'> 41.00KB </span>","children":null,"spread":false},{"title":"J型指令-J.doc <span style='color:#111;'> 31.00KB </span>","children":null,"spread":false},{"title":"I型指令-BEQ-BGTZ-BLTZ.doc <span style='color:#111;'> 40.00KB </span>","children":null,"spread":false},{"title":"I型指令-LW.doc <span style='color:#111;'> 38.00KB </span>","children":null,"spread":false},{"title":"R型指令-Jr.doc <span style='color:#111;'> 32.00KB </span>","children":null,"spread":false},{"title":"数据通路图总图.doc <span style='color:#111;'> 64.50KB </span>","children":null,"spread":false}],"spread":true}],"spread":true}]