一种异步fifo实现(论文+hdl实现)
FIFOs are often used to safely pass data from one clock domain to another asynchronous clock domain. Using a
FIFO to pass data from one clock domain to another clock domain requires multi-asynchronous clock design
techniques. There are many ways to design a FIFO wrong. There are many ways to design a FIFO right but still
make it difficult to properly synthesize and analyze the design.
This paper will detail one method that is used to design, synthesize and analyze a safe FIFO between different clock
domains using Gray code pointers that are synchronized into a different clock domain before testing for "FIFO full"
or "FIFO empty" conditions. The fully coded, synthesized and analyzed RTL Verilog model (FIFO Style #1) is
included.
文件下载
资源详情
[{"title":"（ 50 个子文件 164KB ） 一种异步fifo实现(论文+hdl实现)","children":[{"title":"wave.bmp <span style='color:#111;'> 1.18MB </span>","children":null,"spread":false},{"title":"vsim.wlf <span style='color:#111;'> 72.00KB </span>","children":null,"spread":false},{"title":"Asynchronous FIFO_201212181408840.pdf <span style='color:#111;'> 136.85KB </span>","children":null,"spread":false},{"title":"tb.do <span style='color:#111;'> 1.40KB </span>","children":null,"spread":false},{"title":"work","children":[{"title":"fifomem","children":[{"title":"_primary.dbs <span style='color:#111;'> 601B </span>","children":null,"spread":false},{"title":"verilog.psm <span style='color:#111;'> 10.48KB </span>","children":null,"spread":false},{"title":"verilog.prw <span style='color:#111;'> 306B </span>","children":null,"spread":false},{"title":"_primary.vhd <span style='color:#111;'> 695B </span>","children":null,"spread":false},{"title":"_primary.dat <span style='color:#111;'> 490B </span>","children":null,"spread":false}],"spread":true},{"title":"sync_w2r","children":[{"title":"_primary.dbs <span style='color:#111;'> 341B </span>","children":null,"spread":false},{"title":"verilog.psm <span style='color:#111;'> 5.63KB </span>","children":null,"spread":false},{"title":"verilog.prw <span style='color:#111;'> 251B </span>","children":null,"spread":false},{"title":"_primary.vhd <span style='color:#111;'> 449B </span>","children":null,"spread":false},{"title":"_primary.dat <span style='color:#111;'> 362B </span>","children":null,"spread":false}],"spread":true},{"title":"wptr_full","children":[{"title":"_primary.dbs <span style='color:#111;'> 1.16KB </span>","children":null,"spread":false},{"title":"verilog.psm <span style='color:#111;'> 13.95KB </span>","children":null,"spread":false},{"title":"verilog.prw <span style='color:#111;'> 671B </span>","children":null,"spread":false},{"title":"_primary.vhd <span style='color:#111;'> 587B </span>","children":null,"spread":false},{"title":"_primary.dat <span style='color:#111;'> 751B </span>","children":null,"spread":false}],"spread":true},{"title":"sync_r2w","children":[{"title":"_primary.dbs <span style='color:#111;'> 341B </span>","children":null,"spread":false},{"title":"verilog.psm <span style='color:#111;'> 5.63KB </span>","children":null,"spread":false},{"title":"verilog.prw <span style='color:#111;'> 251B </span>","children":null,"spread":false},{"title":"_primary.vhd <span style='color:#111;'> 449B </span>","children":null,"spread":false},{"title":"_primary.dat <span style='color:#111;'> 362B </span>","children":null,"spread":false}],"spread":true},{"title":"fifo1","children":[{"title":"_primary.dbs <span style='color:#111;'> 1.40KB </span>","children":null,"spread":false},{"title":"verilog.psm <span style='color:#111;'> 11.39KB </span>","children":null,"spread":false},{"title":"verilog.prw <span style='color:#111;'> 79B </span>","children":null,"spread":false},{"title":"_primary.vhd <span style='color:#111;'> 800B </span>","children":null,"spread":false},{"title":"_primary.dat <span style='color:#111;'> 1.02KB </span>","children":null,"spread":false}],"spread":true},{"title":"_info <span style='color:#111;'> 1.96KB </span>","children":null,"spread":false},{"title":"rptr_empty","children":[{"title":"_primary.dbs <span style='color:#111;'> 968B </span>","children":null,"spread":false},{"title":"verilog.psm <span style='color:#111;'> 11.31KB </span>","children":null,"spread":false},{"title":"verilog.prw <span style='color:#111;'> 583B </span>","children":null,"spread":false},{"title":"_primary.vhd <span style='color:#111;'> 589B </span>","children":null,"spread":false},{"title":"_primary.dat <span style='color:#111;'> 680B </span>","children":null,"spread":false}],"spread":true},{"title":"_temp","children":null,"spread":false},{"title":"fifo1_tb","children":[{"title":"_primary.dbs <span style='color:#111;'> 1.50KB </span>","children":null,"spread":false},{"title":"verilog.psm <span style='color:#111;'> 15.27KB </span>","children":null,"spread":false},{"title":"verilog.prw <span style='color:#111;'> 1.19KB </span>","children":null,"spread":false},{"title":"_primary.vhd <span style='color:#111;'> 346B </span>","children":null,"spread":false},{"title":"_primary.dat <span style='color:#111;'> 878B </span>","children":null,"spread":false}],"spread":true},{"title":"_vmake <span style='color:#111;'> 26B </span>","children":null,"spread":false}],"spread":true},{"title":"src","children":[{"title":"sync_w2r.v <span style='color:#111;'> 345B </span>","children":null,"spread":false},{"title":"fifo1.v <span style='color:#111;'> 1.88KB </span>","children":null,"spread":false},{"title":"fifo1_tb.v <span style='color:#111;'> 924B </span>","children":null,"spread":false},{"title":"rptr_empty.v <span style='color:#111;'> 1.12KB </span>","children":null,"spread":false},{"title":"wptr_full.v <span style='color:#111;'> 1.12KB </span>","children":null,"spread":false},{"title":"fifomem.v <span style='color:#111;'> 671B </span>","children":null,"spread":false},{"title":"sync_r2w.v <span style='color:#111;'> 349B </span>","children":null,"spread":false}],"spread":true},{"title":"wave.do <span style='color:#111;'> 1.27KB </span>","children":null,"spread":false},{"title":"fifo1.xml <span style='color:#111;'> 1.20KB </span>","children":null,"spread":false}],"spread":true}]
评论信息
-
-
-
司马二公子 :不对啊 中间有一段读空了 还在读 21129ns时刻2017-09-05 -
其他资源
- 矩阵分析引论（罗家洪、方卫东，第四版）
- 国科大-模式识别与机器学习-2017-2018期末考试试卷
- Altium designer 2019年最新封装库（4/6）
- 基于PSCAD下的双端VSC-HVDC
- clamav杀毒软件在centos7安装教程.docx
- 微信公众号开发视频教程（附有配套php代码）
- ID3算法 C++实现以及3套数据集
- 精密称重AD7730读写程序，并通过串口将重量实时上传，完整的KEIL工程
- 利用AD9954制作高频信号发生器的源程序
- 数据结构与算法 张铭 资料包
- 基于C#和SharpPcap实现的sniffer
- overbelicht网站-源码
- ssp广告行业源码.zip
- 进入九十年代的激光工业
- 报纸应用：使用django框架的网络应用。 前端使用html，css，javascript和bootstrap。 添加任何人都可以查看的文章。 只需注册一个帐户，您就可以开始使用-源码
- DiscreteScrollView：可滚动的项列表，以当前元素为中心，并提供易于使用的API，用于炫酷的项动画-源码
- ATK-S1216 GPS+北斗定位模块.rar
- STM32F103CBT6热电偶温度控制仪AD原理图+PCB文件.zip
- JS+CSS+DIV实现的HTML5个人网站制作【源程序 源代码】
- 2019最新千月影视分销全解密影视系统源码 双端带可运营带视频教程
- vc下的sift程序
- mpm93模型计算程序
免责申明
【只为小站】的资源来自网友分享，仅供学习研究，请务必在下载后24小时内给予删除，不得用于其他任何用途，否则后果自负。基于互联网的特殊性，【只为小站】 无法对用户传输的作品、信息、内容的权属或合法性、合规性、真实性、科学性、完整权、有效性等进行实质审查；无论 【只为小站】 经营者是否已进行审查，用户均应自行承担因其传输的作品、信息、内容而可能或已经产生的侵权或权属纠纷等法律责任。
本站所有资源不代表本站的观点或立场，基于网友分享，根据中国法律《信息网络传播权保护条例》第二十二条之规定，若资源存在侵权或相关问题请联系本站客服人员，zhiweidada#qq.com，请把#换成@，本站将给予最大的支持与配合，做到及时反馈和处理。关于更多版权及免责申明参见 版权及免责申明
本站所有资源不代表本站的观点或立场，基于网友分享，根据中国法律《信息网络传播权保护条例》第二十二条之规定，若资源存在侵权或相关问题请联系本站客服人员，zhiweidada#qq.com，请把#换成@，本站将给予最大的支持与配合，做到及时反馈和处理。关于更多版权及免责申明参见 版权及免责申明