USB单片机CY7C68013A-56PVXC+ FPGA XC3S50AN 逻辑分析模块AD设计硬件原理图+PCB+封装库文件.zip

[{"title":"（ 24 个子文件 1.32MB ） USB单片机CY7C68013A-56PVXC+ FPGA XC3S50AN 逻辑分析模块AD设计硬件原理图+PCB+封装库文件.zip","children":[{"title":"micro.logic_main-V1.0.schdoc <span style='color:#111;'> 20.50KB </span>","children":null,"spread":false},{"title":"micro.logic-v1.0-生产.pcbdoc <span style='color:#111;'> 1.97MB </span>","children":null,"spread":false},{"title":"micro.logic-v1.0-焊接.pcbdocPreview <span style='color:#111;'> 46.43KB </span>","children":null,"spread":false},{"title":"micro.logic-v1.0.pcbdoc <span style='color:#111;'> 1.04MB </span>","children":null,"spread":false},{"title":"micro.logic_main-V1.0.schdocPreview <span style='color:#111;'> 38.52KB </span>","children":null,"spread":false},{"title":"micro.logic-v1.0.pcbdoc.htm <span style='color:#111;'> 4.23KB </span>","children":null,"spread":false},{"title":"micro.logic_usb-v1.0.schdoc <span style='color:#111;'> 189.50KB </span>","children":null,"spread":false},{"title":"micro.logic_Interfice-v1.0.schdoc <span style='color:#111;'> 285.50KB </span>","children":null,"spread":false},{"title":"micro.logic-v1.0.pcbdocPreview <span style='color:#111;'> 116.01KB </span>","children":null,"spread":false},{"title":"micro.logic_Interfice-v1.0.schdocPreview <span style='color:#111;'> 59.63KB </span>","children":null,"spread":false},{"title":"micro.logic-v1.0-生产.pcbdocPreview <span style='color:#111;'> 65.03KB </span>","children":null,"spread":false},{"title":"micro.logic_FPGA-V1.0.SCHDOCPreview <span style='color:#111;'> 98.15KB </span>","children":null,"spread":false},{"title":"micro.logic_usb-v1.0.schdocPreview <span style='color:#111;'> 75.76KB </span>","children":null,"spread":false},{"title":"micro.logic-v1.0-焊接.pcbdoc <span style='color:#111;'> 693.00KB </span>","children":null,"spread":false},{"title":"micro.logic-v1.0-焊接.pcbdoc.htm <span style='color:#111;'> 4.25KB </span>","children":null,"spread":false},{"title":"micro.logic-v1.0.prjpcb <span style='color:#111;'> 32.54KB </span>","children":null,"spread":false},{"title":"micro.logic_ram-v1.0.schdocPreview <span style='color:#111;'> 48.66KB </span>","children":null,"spread":false},{"title":"micro.logic_ram-v1.0.schdoc <span style='color:#111;'> 99.50KB </span>","children":null,"spread":false},{"title":"micro.logic_power-v1.0.schdocPreview <span style='color:#111;'> 26.97KB </span>","children":null,"spread":false},{"title":"micro.logic-v1.0.prjpcbStructure <span style='color:#111;'> 2.20KB </span>","children":null,"spread":false},{"title":"micro.logic-v1.0-生产.pcbdoc.htm <span style='color:#111;'> 4.65KB </span>","children":null,"spread":false},{"title":"micro.logic_FPGA-V1.0.SCHDOC <span style='color:#111;'> 794.50KB </span>","children":null,"spread":false},{"title":"micro.logic-v1.0.PcbLib <span style='color:#111;'> 120.00KB </span>","children":null,"spread":false},{"title":"micro.logic_power-v1.0.schdoc <span style='color:#111;'> 127.00KB </span>","children":null,"spread":false}],"spread":true}]